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ABSTRACT
High-Speed and Low-Power Techniques for Successive-Approximation-Register
Analog-to-Digital Converters
Eric Lee Swindlehurst
Department of Electrical and Computer Engineering, BYU
Doctor of Philosophy
Broadband wireless communication systems demand power-efficient analog-to-digital
converters (ADCs) in the GHz and medium resolution regime. While high-speed architectures
such as the flash and pipelined ADCs are capable of GHz operations, their high-power
consumption reduces their attractiveness for mobile applications. On the other hand, the
successive-approximation-register (SAR) ADC has an excellent power efficiency, but its slow
speed has traditionally limited it to MHz applications. This dissertation puts forth several novel
techniques to significantly increase the speed and power efficiency of the SAR architecture and
demonstrates them in a low-power 10-GHz SAR ADC suitable for broadband wireless
communications.
The proposed 8-bit, 10-GHz, 8× time-interleaved SAR ADC utilizes a constant-matching
DAC with symmetrically grouped unit finger capacitors to maximize speed by reducing the total
DAC capacitance to 32 fF and minimizing the bottom plate parasitic capacitance. The
capacitance reduction also saves power as both the DAC size and the driving logic size are
reduced. An optimized asynchronous comparator loop and smaller driver logic push the single
channel speed of the SAR ADC to 1.25 GHz, thus minimizing the total number of timeinterleaved channels to 8 to reach 10 GHz. A dual-path bootstrapped switch improves the
spurious-free dynamic range (SFDR) of the sampling by creating an auxiliary path to drive the
non-linear N-well capacitance apart from the main signal path. Using these techniques, the ADC
achieves a measured signal-to-noise-and-distortion ratio (SNDR) and SFDR of 36.9 dB and 59
dB, respectively with a Nyquist input while consuming 21 mW of power. The ADC
demonstrates a record-breaking figure-of-merit of 37 fJ/conv.-step, which is more than 2× better
than the next best published design, among reported ADCs of similar speeds and resolutions.
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1

INTRODUCTION

Background
Over the past few decades, wireless communications have seen a consistent upwards
trend in carrier frequency and bandwidth. This trend continues today in the millimeter wave
bands. Channels between 60 and 100 GHz have attracted increasing attention due to their high
data rates. Due to limited atmospheric range, these bands see a lot of use in high-speed local
area networks and wireless HD displays. These wireless communication applications require
high-speed transceivers with large bandwidths to facilitate the large data transfers. As this
technology matures, more and more devices will utilize these high-speed data transmissions over
wireless channels. And with this ever-expanding market of wireless communication in the GHz
range, high-speed data converters are in increasing demand. These analog-to-digital converters
(ADCs) serve as the interface between real-world signals and the processing power of the digital
realm. High-speed wireless communication applications require ADCs that operate >10 GHz
and have medium resolutions. While speed is an important metric, as the technology moves
increasingly towards the mobile realm, low-power techniques are highly desired. Recent works
in this design space have made tremendous progress. Several solutions exist to meet the speed
and resolution requirements, but significant design challenges remain.
Medium resolution, single-channel ADC designs can’t meet the speed requirement for
high-speed wireless communication applications. Sampling rates >10 GHz can’t be obtained
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using this approach. Therefore time-interleaving is required. This technique utilizes multiple
copies of an ADC operating in parallel at staggered time intervals. The effective sampling rate
of the time-interleaved design becomes 𝑁𝑁 × 𝑓𝑓𝑠𝑠 , where 𝑁𝑁 is the interleaving factor or number of

channels and 𝑓𝑓𝑠𝑠 is the single-channel sampling frequency. Time-interleaving enables an ADC

design to attain extremely high sampling rates. However, doing so introduces mismatch between
each individual channel such as offset, gain, and timing mismatch. Not addressing these issues
will severely degrade the ADC’s linearity.
When designing an ADC for >10 GHz sampling frequency, the number of channels must
be determined. Increasing the interleaving factor relaxes sub-ADC speed, allowing for slower
architectures. Doing so introduces increased clocking complexity and mismatch as well as
increased loading for the ADC driver. Likewise, minimizing interleaving alleviates clock
generation, mismatch, and ADC driver loading, but places more stringent speed requirements on
each channel. Reducing the number of channels can also have a positive effect on the total
power consumption. The higher the interleaving factor, the larger the clock tree, which results in
more power. Channel power consumption is strongly correlated to the sampling frequency, but
can vary due to leakage, static current, and poorly designed analog sub-circuits. With a target
sampling frequency of 10 GHz, multiple options exist. A simple array of 10, 1 GHz sub-ADCs
can be used. The main issue is the need for a digitally locked loop (DLL) to generate the needed
sampling clocks. This introduces circuit complexity and design effort, both of which are
undesirable. Another option would be to have 16 channels operating at 625 MHz. While the
individual channel speed is easily obtainable, the drawback of mismatch and area from that many
channels is significant. Finally, cutting the number of channels in half produces 8 channels at
1.25 GHz each. Fewer channels is attractive, but the single channel speed is very high. To
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determine if these single-channel speeds are possible, a study on previous designs is necessary.
Several architectures have reported single-channel operating speeds around 1 GHz, such as flash
and SAR ADCs.
Flash converters tout the highest single-channel speed among all reported ADCs [27],
due to their constant time conversion and low latency. This is attained by fully parallelizing the
sample conversion. This means for an 𝑛𝑛-bit ADC, a total of 2𝑛𝑛 codes are processed

simultaneously. This is usually done with a bank of 2𝑛𝑛 − 1 comparators with one input tied to
the sampled voltage and the other to a resistor divider with 2𝑛𝑛 − 1 taps to create the reference

voltages. Once all comparators are clocked, the input is determined at the point where adjacent
comparators produce opposite results. The outputs are then combined into a single binary result.
With this topology, many single-channel flash ADCs have reported >1 GHz sampling rates with
many reaching multiple GHz [3,26-31]. Despite having a potential for extremely high sampling
rates, the flash suffers from scaling and power issues due to its exponential nature. In addition,
each comparator must be calibrated to have offset less than 0.5 LSB. Therefore, flash ADCs are
generally limited to about 6 bit resolutions without any other techniques.
As an extension of flash ADCs, techniques exist to help reduce the power and scalability
issues inherent to the architecture, namely folding and interpolation. Interpolation splits the latch
and preamplifier components of the comparators apart and removes some of the preamplifiers by
interpolating the outputs. This can reduce the number of preamps by a factor of 2 or more while
taking intermediate outputs between adjacent preamps. While the number of latches remains the
same, these are much smaller and much less susceptible to mismatch than the preamps. A
folding architecture effectively splits the ADC into two smaller ADCs. Generally, the MSB bits
are implemented using a folding amplifier which folds the transfer function of the ADC onto
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itself producing a triangle wave output. Whichever portion of the waveform the input lies
determines the few MSB bits while a smaller flash ADC performs the remaining conversion.
These topologies allow for flash ADCs to achieve resolutions of 8 bits and higher with smaller
areas and only a small penalty in speed [32-35]. While higher resolutions are possible, the
architecture still suffers from the same problems as a traditional flash. The design is still
inherently exponential. In addition, the introduction of interpolation and folding increases circuit
complexity greatly.
The next candidate for high-speed ADCs is that of the pipeline ADC. As the name
suggests, this architecture utilizes multiple pipelined stages of low-resolution converters, such as
flash or SAR ADCs. Inputs are sampled onto the first stage where a set of conversions is
performed. The residue voltage from these operations is then amplified to full-scale and passed
to the next stage where another set of conversions is performed. Doing so allows the ADC to
process multiple samples simultaneously at the expense of higher latency. This can push singlechannel sample rates to easily above 1 GHz [1,2,36]. While these converters do not suffer from
the same exponential hardware and power increase issues that flash and folding ADCs do, they
continue to have high power consumption. This consumption originates from power-hungry
residue amplifiers located between each of the pipelined stages, can push power consumption to
hundreds or even thousands of milliwatts. However, because of the intermediate amplifications,
subsequent stages have more relaxed matching requirements with the overall linearity tied to the
residue amplifiers. Because of this, pipeline ADCs can achieve much higher precision than other
high-speed designs.
Successive-approximation-register (SAR) ADCs eliminate the need for a residue
amplifier and can achieve high, or better, energy efficiency than previous architectures. SAR
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ADCs have been the focus of much research since they benefit heavily from newer processes due
to their highly digital nature. These ADCs perform a binary search successively approximating
the input voltage through a series of comparisons. An input voltage is sampled and compared
against a test voltage. Depending on the result, the test voltage is modified, and another
comparison is made. This process loops 𝑛𝑛 times for an 𝑛𝑛-bit converter as the test voltage

converges from progressively smaller step sizes to the sampled input. Due to this loop, the SAR
speed is limited by the speed of the individual components and is unable to match the sampling
rates of the flash and pipelined architectures. That being said, many designs have achieved
sampling rates around 1 GHz [37-44]. Of most interest are previous designs that have achieved
1.25 GHz [13,37-39] as these indicate the SAR remains a candidate for an 8× time-interleaved
design. These designs, however, have fewer bits [13,37,38] and employ speed increasing
techniques such as alternating comparators [39], multiple cascading comparators [38], or a tripletail comparator and reduced DAC switching swing [37]. Other techniques also exist such as
two-step [41] or multiple bits per conversion [43], but these all increase circuit complexity and
area.
From this survey, any of these ADC architectures can reach sampling frequencies of 1.25
GHz and are candidates for an 8× time-interleaved ADC operating at 10 GHz. Current designs
operating at this frequency will give insight into the expected performance. Reported flash and
folding ADC designs have shown high single-channel frequencies with minimal number of
channels [3,46-48]. Despite having interleaving factors of only 4 or 8, these continue to suffer
from high power consumption and poor efficiency with figures of merit greater than 250 fJ/convstep. Time-interleaved pipelined ADCs have shown high resolutions at the desired sampling
frequency, but the residue amplifiers continue to be a limiting factor on efficiency at medium
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resolution [1,2]. Finally, time-interleaved SAR ADCs have received a lot of attention due to its
high efficiency. These have become the architecture of choice when designing >10 GHz
sampling rate data converters due to its low power. Many designs have been reported that reach
extremely high sampling rates [5,13,49-52] while continuing to have low-power. SAR ADCs
have continued to show the best efficiency across most sampling frequencies as shown in the
performance survey shown in Figure 1-1. Since low-power was a major design specification, the
SAR was chosen as the architecture for this work.

Figure 1-1: ADC performance survey from ISSCC and VLSI [53]

This dissertation presents an 8-bit 10-GS/s 8× time-interleaved SAR ADC employing
several low-power and high-speed techniques. The minimum number of channels, eight, is
achieved by optimizing each analog component of the sub-ADCs. The capacitive digital-to6

analog (DAC) is aggressively scaled down to only 32-fF and utilizes grouped capacitors in a
symmetrical comb structure. Compared to the conventional full interleaving comb structure, this
design reduces bottom-plate parasitic capacitance by threefold while still rejecting process
gradient effects. This small DAC, and other circuit optimizations, enables a high single-channel
speed of 1.25-GHz to minimize the interleaving factor to 8. A dual-path bootstrapped switch is
also presented. The sampling SFDR is improved by more than 5 dB by decoupling the critical
signal path from the nonlinear capacitance of the bulk nodes with virtually no hardware
overhead. Implemented in a 28-nm CMOS process, the ADC achieves a measured signal-tonoise-and-distortion ratio (SNDR) and SFDR of 36.9 dB and 59 dB, respectively with a Nyquist
input while consuming 21 mW of power. The ADC demonstrates a record-breaking figure-ofmerit of 37 fJ/conv.-step, which is more than 2× improvement over the next best published
design, among reported ADCs of similar speeds and resolutions.

Outline
Chapter 2 outlines an overview and basic operation of the SAR ADC. The proposed
design techniques are described, including constant-matching, grouped capacitor layout for
DACs and dual-path bootstrapped switch. The utilized calibration techniques are also
elaborated. Chapter 3 details the circuit implementation of the proposed ADC. The overall
architecture and main circuit blocks will be described in detail. Chapter 4 shows experimental
results of the fabricated SAR ADC in 28 nm. Chapter 5 gives a summary of the work and
provides ideas for future work.
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2

SAR ADCS

SAR ADC Overview
SAR ADCs are among the most common data converter available. The past decade has
seen a resurgence of research on SAR ADCs as the demand for low-power solutions has
increased and as newer processes have become available. For medium resolutions, SAR ADCs
have been shown to be highly power efficient. Due to the largely digital nature of the SAR, it
has benefitted greatly as technology has scaled down and is naturally conducive to lower supply
voltages. In addition, the architecture is inherently low-power and, given certain design choices,
can consume no static power besides leakage.

Basic Operation
The SAR ADC algorithm searches the output space by cutting the possible solutions in
half with each iteration. This type of algorithm is referred to as a binary search and has a
complexity of O(n). Therefore, to realize an 𝑛𝑛-bit SAR ADC, 𝑛𝑛 conversion cycles are required

to digitize the input. For example, a 4-bit ADC would require one cycle for each bit for a total of
4 cycles. For a single-ended SAR, the input, 𝑉𝑉𝑖𝑖𝑖𝑖 , is sampled and compared against an internal

test voltage, 𝑉𝑉𝑇𝑇 (Figure 2-1). The initial voltage of 𝑉𝑉𝑇𝑇 must be set to 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 /2 to split the range in
half. For this example, 𝑉𝑉𝑖𝑖𝑖𝑖 is greater than 𝑉𝑉𝑇𝑇 . This tells the converter that all outputs below

𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 /2 are not possible and the search space is reduced by a factor of 2. 𝑉𝑉𝑇𝑇 is adjusted to reflect
8

this by splitting this new space in half again to 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 × 3/4. Another comparison is made, and

𝑉𝑉𝑇𝑇 is changed again. This continues until the ADC can no longer make valid decisions. In the
end, the output for this example would be a binary number of 1001, where a ‘1’ corresponds to
𝑉𝑉𝑖𝑖𝑖𝑖 being greater than 𝑉𝑉𝑇𝑇 , and a ‘0’, the opposite. SAR ADCs can come in a differential

Figure 2-1: Basic SAR algorithm

configuration where a differential pair of signals is sampled. The difference is that 𝑉𝑉𝑇𝑇 is applied
on top of the sampled input during conversion and instead of comparing 𝑉𝑉𝑇𝑇 and 𝑉𝑉𝑖𝑖𝑖𝑖 directly, the
sign of 𝑉𝑉𝑖𝑖𝑖𝑖 − 𝑉𝑉𝑇𝑇 is determined.

All SAR ADCs are built upon these principles, but the realization of this varies from one

design to the next. However, there are 4 core circuit blocks that make up a SAR ADC. These
are a sample-and-hold, digital-to-analog converter (DAC), comparator, and digital SAR logic.
Figure 2-2 shows these blocks configured in a differential manner and how they interact. First,
the inputs are sampled using the track-and-hold switches using a global sampling clock. The
9

sampled data is stored by the DACs and the comparator compares the two voltages and decides
on which is larger. This decision is sent through the SAR logic where it needs to decide which
DAC will be modified and which element within that DAC to switch. Once the DAC switching
is complete, the two voltages presented to the comparator will be change and a new comparison
is made. The process is then repeated 𝑛𝑛 times, once for each bit.

Figure 2-2: Differential SAR ADC block diagram
DAC and ADC Performance Metrics
With the basics of SAR ADC operation covered, it is useful to understand how one would
evaluate the performance of the ADC. There are five main metrics: SNDR, SFDR, differential
nonlinearity (DNL), integral nonlinearity (INL), and a figure-of-merit. Signal-to-noise and
distortion ratio, or SNDR, is the basic performance metric comparing the output strength of the
signal of interest versus the noise and distortion. When measuring an ADC, a pure sinusoid is
applied to the input and a reconstructed waveform is generated from the output codes. A Fourier
transform is performed on the output and a frequency spectrum is generated. A peak is present at
the input frequency with all other values being associated with noise and distortion. The ratio of
the power of each is taken by squaring the bins at the input frequency and dividing by the square
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of all other bins in the spectrum. The result is then converted to decibels. The theoretical
maximum for SNDR for an 𝑛𝑛-bit ADC is given by [21]

(2.1)

𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑚𝑚𝑚𝑚𝑚𝑚 = 6.02 × 𝑛𝑛 + 1.76 𝑑𝑑𝑑𝑑.

The effective number of bits, ENOB, can also be calculated from this Equation given an
SNDR by solving for 𝑛𝑛. For example, an SNDR of 48 dB is approximately an ENOB of 7.7 bits.

The spurious-free dynamic range, or SFDR, is defined as the difference in power of the signal

and the next largest peak of the frequency spectrum. For a well-designed ADC, the noise floor
will be the limiting factor for SNDR, but if not, distortion or mismatch can result in peaks in the
spectrum that limits the SNDR.
The DNL and INL, differential and integral nonlinearities, respectively, of a DAC or
ADC specify how far the actual input-output characteristic deviates from the ideal characteristic.
For an ideal DAC, incrementing the digital input code will result in a constant ∆𝑉𝑉 at the output

regardless of the initial digital code. This minimum voltage change is calculated as

𝑉𝑉𝐹𝐹𝐹𝐹
2𝑛𝑛

, where 𝑛𝑛

is the number of bits and 𝑉𝑉𝐹𝐹𝐹𝐹 is the full-scale input voltage. This voltage is referred to as the

LSB voltage, 𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 , or the voltage change associated with the least significant bit of the DAC.
The DNL error is defined as the difference of the measured ∆𝑉𝑉 of adjacent digital codes and
𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 . For example, for a 3-bit DAC with 𝑉𝑉𝐹𝐹𝐹𝐹 = 1𝑉𝑉, 𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 would be equal to 0.125V. If the

measured analog output difference between the codes 000 and 001 is 0.115V, the DNL for this
first transition would be 0.02V or 0.16 LSBs. The step size of the DAC is measured for each
transition and compared against the ideal step size to create the DNL waveform. The INL can be
calculated by integrating the DNL. It can also be calculated as the output voltage of one digital
code compared against the ideal output voltage for the same code. A code of 100 for the DAC
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mentioned before should output 0.5V. If the actual DAC outputs 0.4V, the INL at that point
would be equal to -0.1V.
Similarly, the DNL and INL specify the ADCs performance against its ideal transfer
curve. For an ideal ADC, any given analog input should correspond to a single digital output. In
addition, each output code maps back to a constant range of input voltages. For a 3-bit ADC
with 𝑉𝑉𝐹𝐹𝐹𝐹 = 1 𝑉𝑉, every digital code covers 0.125 V of the input voltage. In other words, every

𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 increase in input voltage should result in the output incrementing by one. If the output were

to increment more or less, this would result in a nonzero DNL. This is illustrated in Figure 2-3
(b). The INL can also be calculated by integrating the DNL curve.

(a)

(b)

Figure 2-3: DNL and INL illustration for (a) DACs and (b) ADCs
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Lastly, the figure-of-merit, FoM, combines different specs into a single value that can be
used to quantify an ADC’s power efficiency. The Walden figure-of-merit [22] is used for this
work and is defined as,
𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃𝑃

(2.2)

𝐹𝐹𝐹𝐹𝐹𝐹 = 2𝐸𝐸𝐸𝐸𝐸𝐸𝐸𝐸 ×𝑓𝑓 (𝐽𝐽/𝑐𝑐𝑐𝑐𝑐𝑐𝑐𝑐_𝑠𝑠𝑠𝑠𝑠𝑠𝑠𝑠),
𝑆𝑆

where a smaller value means the ADC is more power efficient. In order to minimize this figureof-merit, power must be reduced while increasing sampling rate and resolution.

Sources of Noise and Distortion in SAR ADCs
When designing an ADC, it is important to understand where limitations could arise from
noise or distortion. These can come from fundamental physical properties or a poorly designed
circuit component. For noise, the most important considerations are quantization and thermal
noise. Quantization noise isn’t a random source, but it is tied to the resolution of the converter.

(a)
(b)
Figure 2-4: ADC (a) response and ideal transfer function and (b) quantization error waveform

13

When calculating the error between the analog input and the reconstructed output from an ADC,
the resulting waveform is a sawtooth waveform as shown in Figure 2-4 (b). The power of the
quantization error waveform results in the Equation 2.1 for 𝑆𝑆𝑆𝑆𝑆𝑆𝑅𝑅𝑚𝑚𝑚𝑚𝑚𝑚 as it sets the theoretical
limit for an 𝑛𝑛-bit ADC.

Thermal noise originates from the random movement of charge carriers in the material

due to temperature. For the SAR ADC, there are two types of noise that are of particular
interest: sampling noise and comparator noise. Sampling noise, or 𝑘𝑘𝑘𝑘/𝐶𝐶 noise, is the noise from
the sampling switch’s on resistance sampled onto the capacitive DAC. During sampling, the

2
2
���
input switch can be treated as a resistor and with noise equal to 𝑣𝑣
𝑛𝑛 = 4𝑘𝑘𝑘𝑘𝑘𝑘 with units of 𝑉𝑉 /𝐻𝐻𝐻𝐻,

where 𝑘𝑘 is Boltzmann’s constant and 𝑇𝑇 is temperature in Kelvin. The resulting RC network
1

created by the switch and the capacitive DAC has an equivalent noise bandwidth of 4𝑅𝑅𝑅𝑅 in Hz.

The total noise of the switched capacitor circuit can be calculated by multiplying the noise of the
resistor by the equivalent noise bandwidth:
4𝑘𝑘𝑘𝑘𝑘𝑘
𝑘𝑘𝑘𝑘
���
𝑣𝑣𝑛𝑛2 = 4𝑅𝑅𝑅𝑅 = 𝐶𝐶

(2.3)

in 𝑉𝑉 2 . The noise becomes independent of the switch’s on resistance and is only influenced by

the sampling capacitance. For a differential DAC, the sampled noise is the sum of the noise on
each DAC, therefore the noise is doubled. For example, an 8-bit differential SAR ADC with a
full-scale input swing of 1 V has a 𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 of 3.91 mV. To achieve less than 1 dB reduction in

SNDR, sampling noise should be at least 4 times smaller than 𝑉𝑉𝐿𝐿𝑆𝑆𝑆𝑆 or 978 µV. Solving for the

capacitance, 𝐶𝐶 = 2𝑘𝑘𝑘𝑘/. 0009782 , gives a minimum total DAC capacitance of 7.72 fF. If perfect

element matching was possible, the thermal limit would set the bottom floor for total capacitive
DAC size.
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Thermal noise must be considered when designing the comparator. If the noise is too
large, the LSB voltage differences will be drowned out and the comparator won’t reliably make
the correct decision. The comparator used in this design is the StrongARM comparator which is
classified as a regenerative comparator [24]. The majority of the input-referred noise during the
amplification phase is produced by the input pair, with it contributing approximately four to
eight times more noise than any other source [17, 18]. The noise power due to the comparator
must be kept below the quantization noise power of the ADC. This allows the comparator to
successfully produce the correct output to a resolution of 0.5 LSBs.
Another source of noise is phase noise, often called clock jitter. It is defined as the
random fluctuations in the phase of a waveform in the frequency domain. In the time domain, it
represents transition times that differ from the ideal periodic waveform. Noise from electronic
devices can cause the critical signal edges to lag or switch faster than the ideal time, causing
random timing errors that are irreversible. Therefore, it is important that the clock generating
circuits and off-chip RF generators meet these requirements. The theoretical limit on SNDR due
to clock jitter is given by
𝑆𝑆𝑆𝑆𝑆𝑆𝑅𝑅𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗 = −20 × log(2𝜋𝜋 × 𝑓𝑓𝑖𝑖𝑖𝑖 × 𝑡𝑡𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗 ).

(2.4)

It is noteworthy that the jitter requirement is not dependent on the clock frequency itself,

but rather the input frequency 𝑓𝑓𝑖𝑖𝑖𝑖 . For a desired SNDR, the jitter can be solved
𝑡𝑡𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗 =

𝑆𝑆𝑆𝑆𝑅𝑅𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗
−20
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(2.5)

2𝜋𝜋𝑓𝑓𝑖𝑖𝑖𝑖

in seconds. For an ADC operating at 10 GHz, the input Nyquist frequency is 5 GHz. Therefore,
based on Equation 2.5, the jitter requirement for a 2-dB reduction in overall SNDR is
approximately 71 fs.
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Distortion in SAR ADCs comes in many varieties but generally originates from the
analog circuits, such as sampling switch, DAC, or comparator, or from component mismatch.
Random mismatch originates from an imperfect fabrication process. If there are multiple copies
of the same device or circuit, matching will be an issue. Notable types of mismatch in SAR
ADCs are offset, gain, DAC element, and timing mismatch. These are caused by variations in
the DAC, comparator, sampling switches, and clock generation and routing. The calibration
section will discuss each of these in more detail. Distortion can generally be attributed to poorly
designed sub-circuits. A notable example is the sampling switch. If it is unable to sample the
input with sufficiently high linearity, it will affect the output of a higher resolution ADC.
Sampling distortion shows up as harmonics in the frequency spectrum of the reconstructed
output.

Proposed Design
An 8-bit 10-GS/s time-interleaved SAR ADC is implemented in the 28-nm process. An
interleaving factor of 8 is implemented, with each sub-ADC being differential and using an
asynchronous timing scheme. A constant-matched capacitive DAC with symmetrically grouped
unit finger capacitors is used to minimize total capacitance. The DAC uses a modified
monotonic switching method to control the capacitors for speed. A dual-path bootstrapped
switch is used to maximize sampling SFDR and sets the initial charge on the DAC. Calibration
is performed to correct offset, gain and timing mismatch to improve linearity. The main design
goal of this ADC was to maximize single-channel speed in order to minimize the number of
channels while reducing power when possible.
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2.5.1

Constant-Matching DAC Scaling
One of the most efficient methods of reducing power and increasing speed in a single-

channel SAR ADC is to reduce the DAC capacitance. The switching power of digital circuits
2
with a capacitive load is 𝑉𝑉𝐷𝐷𝐷𝐷
× 𝐶𝐶𝐿𝐿 × 𝑓𝑓0 , where 𝑓𝑓0 is the switching frequency. This is applicable

to much of the SAR since it is largely digital. More specifically, in this design, the DAC is

simply a load capacitor being driven by a digital gate. Therefore, reducing the capacitance, both
of the DAC itself, but also of the parasitic capacitances is highly desirable for low power. This
also has the added benefit of reducing the size and power of the DAC drivers. Reducing
capacitance also increases speed. The RC time constant created by the driving gate and the load
capacitance determines the settling time of each DAC element. By reducing the total
capacitance, the time constant can be minimized and speed maximized.
Reducing the DAC capacitance does have a lower limit. Eventually, sampling noise
(𝑘𝑘𝑘𝑘/𝐶𝐶 noise) or capacitor mismatch will ultimately set a lower bound on the DAC capacitance.
For medium resolution DACs, 𝑘𝑘𝑘𝑘/𝐶𝐶 noise is not ultimately the limiting factor. The 𝑘𝑘𝑘𝑘/𝐶𝐶 noise
for an 8-bit DAC, for example, is approximately 10 fF. This results in a unit capacitance of
about 40 aF. Capacitor mismatch also requires a certain minimum unit capacitance. This is
typically around 0.5 fF for an 8-bit design [6]. Therefore, the minimum allowable capacitance
for the DAC in this work is set by matching requirements.
This design utilizes a technique called “constant-matching capacitor scaling”, which is
illustrated in Figure 2-5. Pelgrom’s model states that the total mismatch between two identical
transistors is inversely proportional to their gate area [23]. This means that by simply making
the transistors larger, the matching will improve. This model is applicable to any type of
physical structure. Therefore, the matching accuracy is proportional to the amount of spatial
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Figure 2-5: Constant matching DAC capacitors

averaging of lithographic errors. For a parallel plate capacitor, if the area responsible for the
capacitance is kept constant while increasing the spacing between the capacitor plates, the
capacitance is reduced without degrading the matching accuracy. Figure 2-5 defines the area and
plate separate of two finger capacitors such 𝐶𝐶2 is related to 𝐶𝐶1 by a scalar 𝑘𝑘. The error, ∆𝐶𝐶, in

the capacitor, 𝐶𝐶1 , is equal to the difference between the expected value and the actual value,
∆𝐶𝐶1 = 𝐶𝐶1 − 𝐶𝐶1𝑜𝑜 . The capacitive error follows a normal distribution. The variance for that

capacitor can then be calculated as,

2
𝜎𝜎∆𝐶𝐶
= 𝐸𝐸[(∆𝐶𝐶1 /𝐶𝐶1𝑜𝑜 )2 ] .
1 /𝐶𝐶1𝑜𝑜

(2.6)

If 𝑘𝑘𝐶𝐶2 is substituted in for 𝐶𝐶1 , the constant 𝑘𝑘 term cancels out, leaving the variance of the

two to be equal, 𝜎𝜎∆𝐶𝐶1 /𝐶𝐶1𝑜𝑜 = 𝜎𝜎∆𝐶𝐶2 /𝐶𝐶2𝑜𝑜 . Furthermore, suppose that the error due to fabrication
18

comes in the form of uneven metal layers. The error from both metals are combined onto the top
plate. Then, when the plates are moved further apart, the total error in the metallization on the
top plate remains the same while the capacitance is reduced. Even though the metallization error
is unchanged, the effect on the capacitance is reduced by the same factor. Therefore, the
normalized error in capacitance between the two are equal. While this analysis assumes that the
dielectric constant of the oxide, 𝜖𝜖𝑜𝑜𝑜𝑜 , remains constant across the intervening space, increasing
the distance between the plates reduces mismatch related to inconsistent oxide.

The proposed design uses lateral finger capacitors shown in Figure 2-6. With this
topology, the plate spacing can be modified without changing the area responsible for the
capacitance. While both parallel and fringe fields contribute to finger capacitance, the key point
is that the total metallization area is kept constant while the spacing is increased.

2.5.2

Grouped DAC Capacitors
The radix of the DAC describes how the elements are scaled. A DAC can have any radix

value between 1 and 2, where 1 would result in a thermometric DAC where all elements are
equal in size and 2 being the binary-scaled topology. A DAC with radix-𝑚𝑚 defines each element
to be 𝑚𝑚 times larger than the previous and 1/𝑚𝑚 times smaller than the next. For an ideal SAR

ADC, a binary-scaled DAC would be appropriate since no errors will occur during conversion.

A DAC with radix-2 scaling inside a SAR means that for any given analog input, there exists
only a single digital output. However, for a nonideal SAR, dynamic errors such as incomplete
DAC settling, dynamic offset, or comparator hysteresis can cause the ADC to make an incorrect
decision and be unable to recover and resolve the correct digital output. By reducing the radix
and adding redundant DAC elements as needed, errors can be tolerated and digitally corrected.
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Simply put, this means that for one analog input, multiple correct digital outputs exist. By
extension, as long as the DAC voltage is within the redundancy range of the next bit, the
comparator can choose either a ‘0’ or ‘1’ and the ADC will still be able to resolve the correct
value. This relaxes the DAC settling requirements needed for the drivers. Dynamic offset can
also be mitigated by redundancy if the change in offset still lands within the redundancy range.
The chosen bit weights were derived from an array with radix-1.78. Redundancy is
added to the DAC at the cost of an additional DAC capacitor and bit cycle. The 1.78-radix was
selected since the sum of the capacitor weights equaled that of the binary scaled DAC with an
additional element. The redundancy of a bit can be calculated by taking the difference of the bit
weight and the sum of all smaller bit weights plus one. The redundancy for bit 𝑏𝑏 in LSBs is

given by

𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑛𝑛𝑏𝑏 = ∑𝑏𝑏−1
𝐶𝐶𝑖𝑖 − 𝐶𝐶𝑏𝑏 + 1.
𝑖𝑖

(2.7)

Radix-2 produces no redundancy, as can be seen in Table 2-1. One major problem with

sub-radix-2 is that the capacitor array can’t be realized with unit capacitors which are needed for
matching. Table 2-1 illustrates this under the radix-1.78 heading where the values are not whole
numbers. To be able to use unit capacitors, this ADC quantizes the capacitor values of the radix1.78 design. This retains the redundancy at the same time allows good matching. Because there
is no DAC switching prior to the MSB comparison, the MSB does not suffer from incomplete
DAC settling. Moreover, the DAC switching method described in the next section forces the
final DAC common-mode voltage to be approximately the same as the initial voltage, so the
MSB does not suffer from dynamic comparator offset as well. Therefore, a portion of the MSB’s
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Table 2-1: Redundant DAC with Quantized Caps

redundancy is reallocated to the remainder of the bits by making the capacitor larger and the
others smaller. The MSB-1 decision is of most concern since the DAC voltage change is
greatest prior to this decision. The dynamic offset change is also greatest. Therefore, this bit
receives the largest portion of redundancy to help combat these dynamic errors. Monte Carlo
simulations were done to analyze the performance of the radix-2 DAC and the proposed version.
The average radix-2 SNDR was simulated to be 43.5 dB with the proposed averaging 45.7 dB,
an average increase of 2.2 dB. In addition, the radix-2 simulations occasionally experienced
large errors that resulted in SNDR values more than 9 dB below the proposed DAC design,
shown in Figure 2-6.
With the bit capacitances determined, the arrangement of the individual unit finger
capacitors in the overall physical structure of the DAzC will now be studied. Each bit in the
DAC consists of a multiple of the unit capacitor that must be connected to form the total
capacitance associated with that bit. For example, for a radix-2 𝑛𝑛-bit DAC, the MSB capacitor

will use 2𝑛𝑛−1 unit capacitors. In the conventional array of finger capacitors, the unit capacitors
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Figure 2-6: Simulated ADC performance with radix-2 and proposed DAC designs

for each bit are fully interleaved throughout the DAC. Since the MSB contributes half of the
capacitance for a radix-2 DAC, every other finger capacitor would be associated with the MSB.
MSB-1 would be every fourth, MSB-2 would be every eighth, and so on with the LSB being a
single capacitor in the middle of the array. A portion of the interleaved DAC arrangement is
show in Figure 2-8. It can be observed that the highly interleaved capacitors suffer a large
amount of parasitic capacitance with adjacent fingers. Figure 2-7 shows the bottom plate of a
unit capacitor 𝐶𝐶𝑢𝑢 experiences parasitic capacitances to its neighbors (𝐶𝐶𝑝𝑝1 and 𝐶𝐶𝑝𝑝2 ) and to the

substrate (𝐶𝐶𝑝𝑝3 ). Due to the proximity of adjacent fingers, 𝐶𝐶𝑝𝑝1 and 𝐶𝐶𝑝𝑝2 are typically much larger

than 𝐶𝐶𝑝𝑝3 . As mentioned before, because the conventional layout fully interleaves the unit
capacitors of the same bit throughout the DAC, when the 𝑖𝑖𝑖𝑖ℎ bit capacitor is switched, it

experiences an effective bottom-plate parasitic capacitance of 2𝑖𝑖−1 × 𝐶𝐶𝑏𝑏𝑏𝑏𝑏𝑏 (for radix-2) where

𝐶𝐶𝑏𝑏𝑏𝑏𝑏𝑏 = 𝐶𝐶𝑝𝑝1 + 𝐶𝐶𝑝𝑝2 + 𝐶𝐶𝑝𝑝3.

22

Figure 2-7: DAC with lateral capacitors and associated bottom-plate parasitic capacitance.

The proposed DAC seeks to minimize this bottom-plate parasitic capacitance by using a
new comb structure. This new layout is depicted in Figure 2-8. Only half of a single-ended
DAC is shown, but the actual DAC is symmetrical and differential. The proposed DAC groups
the unit capacitors of the same bit together and places the groups symmetrically around the
center of the DAC, with the LSB in the center and each subsequent bit placed symmetrically
around the previous. This way only the routing wires at the two ends of the groups experience
𝐶𝐶𝑝𝑝 to the neighbors. For example, 𝐶𝐶7 in the conventional layout suffers from 14𝐶𝐶𝑝𝑝 , whereas that
in the proposed layout only 2𝐶𝐶𝑝𝑝 . The capacitance reduction is particularly significant for the

higher bit capacitors while the lower capacitors don’t suffer additional capacitance. A parasitic
extraction of two 8-bit, radix-2 DAC layouts, conventional and proposed, show that the new
layout decreases the total bottom-plate parasitic capacitance by a factor of 3, from 42 fF, which
is larger than the DAC itself, to 14 fF.
Another important consideration is designing the layout of a DAC is process gradient
effects. No process can deliver perfectly flat silicon oxide or lay out evenly thick metal. The

23

Figure 2-8: Conventional DAC layout with fully interleaved capacitors (a) and proposed DAC
layout with grouped capacitors (b)

types of errors are well understood, but they change with each process. Therefore, an exhaustive
calculation of process errors on a finger capacitor is unwieldy and unrealistic, but a simplified
model using a polynomial function can serve as good substitution. If the model lumps all
lithographic errors into a simple polynomial of capacitive errors based on distance, an analysis
can be performed on the DACs discussed so far. The error for a unit capacitor, 𝐶𝐶𝑒𝑒 , is modeled as
an 𝑛𝑛𝑛𝑛ℎ order polynomial,

𝐶𝐶𝑒𝑒 = 𝑎𝑎1 𝑥𝑥 + 𝑎𝑎2 𝑥𝑥 2 + 𝑎𝑎3 𝑥𝑥 3 … + 𝑎𝑎𝑛𝑛 𝑥𝑥 𝑛𝑛 ,

(2.8)

where 𝑥𝑥 is the distance in unit capacitors from the center of the DAC. The model that will be

used is a second-order polynomial of the capacitive gradient error centered along the length of
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the DAC. Third and higher order terms have been found to be negligible for the resolution used
[7]. Gradient orthogonal to the capacitor array affect all unit capacitors equally, so no analysis is
needed in that direction. These points are applicable to both the conventional, fully interleaved
layout and the proposed DAC layout.
One draw to the conventional method of fully interleaving unit capacitors in the DAC is
that is does well at rejecting gradient errors. Since capacitors for each bit are placed throughout
the DAC, any gradient errors will be spread out. However, the proposed DAC does not fully
interleave the unit capacitors, so it is important to understand how gradient errors affect its
linearity. As mentioned before, the proposed DAC consists of symmetrically placed capacitors
groups with each bit composed of a left and right group (e.g. 𝐶𝐶7 = 𝐶𝐶7𝐿𝐿 + 𝐶𝐶7𝑅𝑅 ). Due to this

symmetrical nature, the linear error term, 𝑎𝑎1 , associated with the left and right groups exactly

cancel each other out (see Figure 2-9). While much smaller than the linear error, the second-

Figure 2-9: Linear gradient effect cancellation
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order term is still present in both layouts. The capacitance, 𝐶𝐶𝑏𝑏 , of each bit including errors due to
the second-order term for the conventional layout is
𝑏𝑏−1 −1

2
𝐶𝐶𝑏𝑏 = 2 × ∑𝑖𝑖=0

[1 − 𝑎𝑎2 (2𝑛𝑛−𝑏𝑏 𝑖𝑖 + 2𝑛𝑛−𝑏𝑏−1 )2 ],

(2.9)

and for the proposed layout is
𝑏𝑏

2 −1
2
𝐶𝐶𝑏𝑏 = 2 × ∑𝑖𝑖=2
𝑏𝑏−1 (1 − 𝑎𝑎2 𝑖𝑖 ),

(2.10)

where 𝑎𝑎2 is the second-order coefficient, 𝑏𝑏 is swept from 1 to 𝑛𝑛 − 1, and 𝐶𝐶0 = 1. There is no

closed form solution for equations 2.9 and 2.10, so these simply find the location of each unit
capacitor associated with bit 𝑏𝑏 with respect to the center of the DAC and sum the errors for a

numerical solution. For simplicity, each unit capacitor occupies a single unit of distance. Figure
2-10 shows the normalized error for each bit of an 8-bit DAC using both layout configurations.
The conventional layout shows even distribution of error across all capacitors due to full

Figure 2-10: Normalized capacitor values in presence of second-order gradient
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interleaving, while the distribution of error for the proposed design is heavily weighted towards
the MSB capacitor because it is concentrated on the outer portions of the DAC. Despite the
difference in distributions, the cumulative error is the same for both types since both use the
same number of unit capacitors and are, therefore, equally sized. The effects of the error
distributions are analyzed by calculating the DNL and INL of the DAC. Figure 2-11 shows the
DNL for both designs for 𝑎𝑎2 = 1.83 × 10−5 . Mismatches in the MSB capacitors can be readily

observed by looking at the DNL. Large spikes or dips around the MSB transition point, or the

middle (10…0 -> 01…1), suggest that the MSB capacitor contains some mismatch. The same
for the MSB-1 transitions at each quarter location (1/4, 1/2, and 3/4) suggest error in the MSB-1
capacitor. This continues for each bit, but the size of the spikes/dips decreases as the number
increases. With this in mind, the DNL of the proposed DAC shows large deviations in the MSB
capacitor and progressively less with each subsequent bit. The distribution of the conventional
DAC is further supported by its DNL waveform. An important note about both DNL plots is that
all the error has the same polarity. Because of this, when the DNL is integrated to create the
INL, there exists an accumulated error from the smallest to the largest codes. The INL shown in

(a)

(b)
Figure 2-11: DAC DNL of (a) conventional and (b) proposed layout
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Figure 2-12 exhibits similar properties to that of the DNL. The conventional INL waveform is
consistent while the proposed DAC INL shows large jumps at the MSB transitions.

Figure 2-12: INL of both conventional and proposed DAC layouts

An ideal SAR ADC was built in Matlab to show the effects of the second-order gradient
on the performance of the ADC. The ADC takes a sinusoidal input and performs the SAR
algorithm on each sample. The sign of 𝑎𝑎2 is important for this analysis. Positive values mean

the outer unit capacitors are slightly smaller than the LSB capacitor and for negative values, the

capacitors are slightly bigger. Figure 2-13 plots the (a) positive and (b) negative second-order
term, 𝑎𝑎2 , against the signal-to-noise ratio of the generated waveform. For negative values of 𝑎𝑎2 ,

the proposed design quickly begins to roll off in performance due to the MSB capacitor receiving
most of the error with respect to the other capacitors. This produces large gaps where analog
inputs do not have proper digital outputs and clipping for the extreme codes. For positive 𝑎𝑎2

values, it is interesting that the DACs perform exactly the same when integrated into an ADC.
One would surmise that the conventional layout would also perform better in this scenario due to
the even distribution of errors. However, when the MSB capacitor is smaller with respect the
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rest of the DAC, the only analog inputs that no longer converge are on the extremes. This means
that only the dynamic range is reduced.

(a)

(b)

Figure 2-13: SNDR plots across multiple second-order values for (a) a2>0 and (b) a2<0

2.5.3

DAC Switching Method
The monotonic switching method is described in [25] and, as the name implies, switches

the DAC voltage in a single direction. This method is desirable for a few reasons. First, it
simplifies the bottom-plate switching logic to a simple inverter. Many other methods have three
or four bottom plate voltage options and require multiple switches with multiple signals to
control them. Since only 𝑉𝑉𝐺𝐺𝐺𝐺𝐺𝐺 and 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 are applied to the DAC, an inverter can perform the

desired behavior. Second, the MSB capacitor can be eliminated from the DAC. Since the first
comparator decision is made before any DAC switching, the MSB capacitor is eliminated. This
effectively cuts the DAC size and capacitance in half, reducing power, delay, and area. This
work employs a modified version of the monotonic switching scheme by reversing the direction
of the MSB switching. All capacitors except the MSB, which is pulled to ground, are precharged
to 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 during sampling. When the comparator makes a decision for the MSB, the bottom-plate
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of the capacitor is pulled up to 𝑉𝑉𝑅𝑅𝐸𝐸𝐸𝐸 . All other capacitors are pulled to ground when they are

switched. This switching scheme is illustrated in Figure 2-14. This method keeps the common-

mode voltage for the NMOS-input comparator high, maximizing its speed.
One disadvantage to this method is that the common-mode voltage presented to the
comparator varies with each DAC transition which results in dynamic comparator offset. This
can degrade the ADC linearity since the zero crossing changes from bit to bit. However, the
DAC redundancy described earlier provides some cushion for these offset differences, especially
for the MSB-1 decision. Moreover, the reversed-MSB switching forces the final DAC commonmode to be approximately the same as the initial common-mode. Thus, the MSB decision
doesn’t suffer from the common-mode dependent errors and some of the redundancy can be
redistributed to the lower bits.

Figure 2-14: Modified monotonic switching method

2.5.4

Dual-Path Bootstrapped Switch
Sampling is a crucial step in the analog-to-digital conversion process. The input must be

held steady for an accurate conversion to be made. On top of this, during sampling, the sampling
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switch must follow the input precisely. If the switch is unable to provide the linearity the ADC
requires, it becomes the limiting factor and the SFDR suffers. Therefore, it is crucial to have a
highly linear switch. A simple NMOS transistor with the clock applied to the gate can serve as
the switch, however, as the input varies, 𝑉𝑉𝐺𝐺𝐺𝐺 does as well resulting in the time-varying of the onresistance of the switch. This introduces harmonics to the sampled signal, degrading the SFDR.

This problem can be solved by using a bootstrapping circuit (Figure 2-15 (a)) [20]. The
bootstrapping circuit strives to apply a constant 𝑉𝑉𝐺𝐺𝐺𝐺 across the sampling switch. This is done by

precharging the bootstrapping capacitor, 𝐶𝐶𝑏𝑏𝑏𝑏 , to 𝑉𝑉𝐷𝐷𝐷𝐷 and applying the input to the bottom plate of

the capacitor. The top plate will be driven up to have a voltage of 𝑉𝑉𝑖𝑖𝑖𝑖 + 𝑉𝑉𝐷𝐷𝐷𝐷 which is then

passed to the gate of the switch. The resulting 𝑉𝑉𝐺𝐺𝐺𝐺 is now 𝑉𝑉𝑖𝑖𝑖𝑖 + 𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝑖𝑖𝑖𝑖 , or simply 𝑉𝑉𝐷𝐷𝐷𝐷 . With
a constant gate-to-source voltage, the on resistance of the switch is also held constant.

The bootstrapped switch for this design faces stringent linearity requirements. Each
channel in the time-interleaved design must sample an input up to 5 GHz in less than 100 ps
while achieving at least 60 dB of SFDR. The conventional bootstrapped switch shown in Figure
2-15 (a) ties together the bulk and source nodes of 𝑀𝑀1 and 𝑀𝑀2 to prevent forward biasing the

source-bulk junction and to eliminate the body effect during the sampling phase when 𝑉𝑉𝑋𝑋 rises

above the supply. Doing so loads 𝑉𝑉𝑋𝑋 with the large non-linear pn-junction capacitance 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 of

the N-well. Consequently, 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 modulates 𝑉𝑉𝐺𝐺 of the sampling switch, degrading the SFDR.

Simulated SFDR performance of the conventional bootstrapped switch is shown in Figure 2-16
and shows that this architecture doesn’t quite meet the linearity requirements. The proposed
modification to the bootstrapped switch alleviates the N-well capacitive loading by incorporating
a “dual-path” topology. Illustrated in Figure 2-15 (b), the bootstrapping circuit partitions 𝑀𝑀1 and

𝑀𝑀1𝐴𝐴/𝐵𝐵 and 𝐶𝐶𝑏𝑏𝑏𝑏 into 𝐶𝐶𝑏𝑏𝑏𝑏𝑏𝑏/𝐵𝐵 to form two paths, the main signal path and an auxiliary one. The
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input signal propagates to the gate of the sampling switch through the main path without being
directly loaded by 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 , while the auxiliary path drives 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 . By doing so, the main signal
path can be optimized for maximum signal linearity and the auxiliary path for drive strength.
Figures 2-15 (c) and 2-15 (d) depict the equivalent circuit of the conventional and
proposed bootstrapped switches, respectively. Ideally, 𝑉𝑉𝐺𝐺𝐺𝐺 (i.e. 𝑉𝑉𝑔𝑔 − 𝑉𝑉𝑖𝑖𝑖𝑖 ) of the sampling

Figure 2-15: Conventional bootstrapped switch (a) and (b) proposed dual-path bootstrapped
switch. Equivalent circuit of (c) conventional switch and (d) proposed switch.

transistor is constant and independent of the input so as to have a constant switch onconductance 𝐺𝐺𝑠𝑠𝑠𝑠 for high sampling linearity. In reality, 𝑉𝑉𝐺𝐺𝐺𝐺 is time-varying because 𝑉𝑉𝐺𝐺 is
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generated by an impedance divider network consisting of 𝐶𝐶𝑏𝑏𝑏𝑏 , 𝐶𝐶𝐺𝐺 (gate capacitance of 𝑀𝑀𝑠𝑠𝑠𝑠 ),

𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 , and 𝐺𝐺2 (conductance of 𝑀𝑀2 ), where the last two elements are non-linear (see Figure 2-

15). The conductance of the other transistors has been neglected for simplicity. In particular, 𝐺𝐺2

is proportional to 𝑉𝑉𝑋𝑋 (note 𝑉𝑉𝑋𝑋 refers to the node connected to 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 and is different between the
two designs), which is non-linear due to 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 . Since 𝑀𝑀2 is in deep triode, 𝑉𝑉𝐷𝐷𝐷𝐷 ≪ 𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑇𝑇 ,
during the sampling phase, the current equation for a transistor in the state is
𝐼𝐼𝐷𝐷 = 𝜇𝜇𝐶𝐶𝑜𝑜𝑜𝑜

𝑊𝑊
𝐿𝐿

(2.11)

(𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑇𝑇 )𝑉𝑉𝐷𝐷𝐷𝐷 .

The conductance of the transistor can be determined by solving for 𝐼𝐼𝐷𝐷 /𝑉𝑉𝐷𝐷𝐷𝐷 ,
𝐼𝐼𝐷𝐷

𝑉𝑉𝐷𝐷𝐷𝐷

= 𝜇𝜇𝐶𝐶𝑜𝑜𝑜𝑜

𝑊𝑊
𝐿𝐿

(𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑇𝑇 ).

(2.12)

In the case of the conventional design, 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 is connected to the source of 𝑀𝑀2 and

therefore modulates its source voltage as the input voltage changes during sampling. Since 𝑉𝑉𝐺𝐺 of

𝑀𝑀2 is 𝑉𝑉𝑖𝑖𝑖𝑖 , Equation 2.12 becomes

(2.13)

𝐺𝐺2 = 𝛽𝛽(𝑉𝑉𝑖𝑖𝑖𝑖 − 𝑉𝑉𝑋𝑋 − 𝑉𝑉𝑇𝑇 ),

where 𝛽𝛽 = 𝜇𝜇𝐶𝐶𝑜𝑜𝑜𝑜 𝑊𝑊/𝐿𝐿. It can be seen that 𝐺𝐺2 ∝ 𝑉𝑉𝑖𝑖𝑖𝑖 − 𝑉𝑉𝑋𝑋 . In contrast, the proposed design drives

the non-linear 𝐶𝐶𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛𝑛 separately from the source of 𝑀𝑀2 and only affects the conductance through
its bulk. 𝐺𝐺2 ’s sensitivity to the non-linear 𝑉𝑉𝑋𝑋 node is reduced because the modulation now

occurs at the bulk of 𝑀𝑀2 . The bulk-to-source voltage’s effect on the threshold voltage is now the
main contributing factor to the non-linearity of 𝐺𝐺2 . Equation 2.14 shows this relationship,

(2.14)

𝑉𝑉𝑇𝑇 = 𝑉𝑉𝑇𝑇0 + 𝛾𝛾��|𝑉𝑉𝑆𝑆𝑆𝑆 + 2𝜑𝜑𝐹𝐹 | − �2𝜑𝜑𝐹𝐹 �.
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In the proposed design, 𝑉𝑉𝑆𝑆 of 𝑀𝑀2 is 𝑉𝑉𝐷𝐷𝐷𝐷 + 𝑉𝑉𝑖𝑖𝑖𝑖 and 𝑉𝑉𝐵𝐵 is 𝑉𝑉𝑋𝑋 . Substituting Equation 2.13 in

for 𝑉𝑉𝑇𝑇 , the conductance of 𝑀𝑀2 becomes

𝐺𝐺2 = 𝛽𝛽�𝑉𝑉𝐺𝐺𝐺𝐺 − 𝑉𝑉𝑇𝑇0 + 𝛾𝛾��|𝑉𝑉𝐷𝐷𝐷𝐷 + 𝑉𝑉𝑖𝑖𝑖𝑖 − 𝑉𝑉𝑋𝑋 + 2𝜑𝜑𝐹𝐹 | − �2𝜑𝜑𝐹𝐹 ��.

(2.15)

The proposed design therefore makes 𝐺𝐺2 ∝ �𝑉𝑉𝑖𝑖𝑖𝑖 − 𝑉𝑉𝑋𝑋 , a square-root dependency, rather

than a linear dependency as in the conventional design.

With a main-to-auxiliary sizing ratio of 7:1, simulations show that the proposed design
significantly improves the SFDR of the sampled signal across 𝑓𝑓𝑖𝑖𝑖𝑖 by >5 dB between 2 and 8

GHz (see Figure 2-16). The partitioning of 𝑀𝑀1 and 𝐶𝐶𝑏𝑏𝑏𝑏 are the only changes from the

conventional to proposed designs. All other transistor values are kept constant to give an
accurate comparison between the two topologies. The proposed technique incurs virtually no
hardware overhead as it only partitions existing devices and makes simple routing changes,
making the linearity improvement essentially “free”. Simulations also show that connecting the

Figure 2-16: Simulated SFDR for conventional and proposed bootstrapped switches
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sampling transistor’s source to bulk offers no SFDR improvement as the elimination of the body
effect is countered by the loading on the input from the non-linear P-well capacitance.

2.5.5

Asynchronous Design
In a typical 𝑛𝑛-bit SAR ADC, the analog conversion can be split into two phases,

sampling and digital code generation. During sampling, the top plate of the DAC is connected to
the output and then freezes the voltage on the DAC when the sampling clock goes low. When
generating the digital code, the comparator will clock and make a decision. This decision is sent
through the SAR logic and switches to the appropriate element in the DAC. While the DAC is
settling, the comparator resets and prepares for the next decision cycle. A synchronous SAR will
generate this high-speed clock to control the comparator externally. The main problem with
using a synchronous clock that each decision differs in time. Large input differences result in the
comparator resolving very quickly and the LSB DAC capacitors settle much faster than the
MSBs. The synchronous clock allocates an identical amount of time to all decisions depending
on worst case scenarios for comparator resolution and DAC settling. This leads to wasted
conversion time in all other situations.
One solution is using an asynchronous design [19]. Instead of using an external clock,
the digital logic of the SAR is used to create a clocking loop. After sampling finishes, this logic
takes the outputs of the comparator as inputs and determines when the decision is complete and
then toggles the clock of the comparator. The comparator and following digital logic then reset,
which causes the clock to toggle back. This behavior is referred to as “self-timing” because the
comparator decisions are timing itself. The loop continues until the final decision is made and
waits until the next sampling cycle. This design is often preferred because it allows comparator
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loop time to determine the maximum speed of the SAR, instead of an external clock. Utilizing
asynchronous timing and the minimized DAC allowed for this design to reach a single channel
speed of 1.25 GHz. As an added benefit, without an external clock, no power-hungry clock
generator or clock distribution network is required.

2.5.6

Time-Interleaving
The single-channel speed of a SAR ADC is limited by the speed of the circuit elements

performing the SAR algorithm, which requires 𝑛𝑛 cycles for an 𝑛𝑛-bit ADC. This is generally

bottlenecked by the speed at which the comparator can resolve and reset or by the DAC settling
time. Even with the optimizations discussed so far, operation in the >10 GHz region is still
unattainable by a single channel. For these speeds, time-interleaving is required.
Time-interleaving is a technique that utilizes multiple copies of an ADC to increase the
speed of the entire circuit. While one channel is in the middle of converting a sample, another
channel can start its own conversion. For N channels, each channel is offset by 𝑇𝑇𝑠𝑠 /𝑁𝑁 seconds
after the previous channel, where 𝑇𝑇𝑠𝑠 is the conversion period of the single-channel ADC. For

example, for an ADC with 4 channels and 𝑇𝑇𝑠𝑠 = 1 𝜇𝜇𝜇𝜇, a channel would begin conversion every
250 ns. Time-interleaving essentially trades area for speed. The sampling frequency will

increase by a factor of 𝑁𝑁 but at the cost of area also increasing by a factor 𝑁𝑁 plus some additional
area from the clock and input routing network. In addition, time-interleaving introduces interchannel mismatches which must be addressed to maximize performance [15].
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2.5.7

Calibration
Due to fabrication errors, two copies of the same device can never be precisely the same.

This mismatch affects all devices, but especially those parts of analog circuits that have high
matching requirements, such as DACs or current mirrors. Calibration methods are devised in
order to anticipate mismatch and perform correction to improve the linearity of the circuit. For
SAR ADCs, the four main sources of mismatch are offset, gain, DAC element, and timing
mismatch. For a single-channel SAR, offset and gain errors only affect the full-scale range of
the converter and can often be ignored, and timing mismatch is not applicable. DAC element
mismatch is still a big concern for SARs. That being said, the techniques proposed in sections
2.5.1 and 2.5.2 eliminates the need for capacitor mismatch calibration in this design. This is
supported by the results presented in section 4.3. With the introduction of time-interleaving,
offset, gain, and timing mismatch, however, can no longer be ignored.
Time-interleaving requires 𝑁𝑁 copies of a single-channel. The circuit therefore has 𝑁𝑁

comparators, DACs, clocks, and switches. These elements must be matched to minimize

nonlinearities. The inter-channel mismatch types are offset, gain and timing. This work detects
all three types off-chip digitally. Offset and gain are corrected digitally off-chip as well, while
timing mismatch is corrected on-chip by tuning the critical clock edge of each channel. Section
3.9 will discuss this circuit in detail.
Offset mismatch originates from the comparators. Each channel will have different zerocrossing voltages that each result in a DC offset in the reconstructed waveform. For 𝑁𝑁 channels,

the multiplexed output will cycle through these 𝑁𝑁 offset values creating tones at 𝑘𝑘𝑘𝑘𝑠𝑠 /𝑁𝑁, with 𝑘𝑘 =
1, 2, 3 …. [15] This design detects these errors by taking the time average of each channel. One
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channel is chosen to be the reference and all others match it by adding a DC value equal to the
difference in offsets.
Gain mismatch is caused by mismatches in the RC network the input sees during
sampling and the reference voltages. These could be systematic like differences in input trace
lengths or be from mismatch in the switch on-resistance or total top plate capacitance of the
sampling ADC, and IR drop in the reference voltage routing. These will cause each channel to
see a slightly different input range and the reconstructed outputs will have differing amplitudes.
Gain mismatch is most prevalent when the input is large and therefore has an 𝑓𝑓𝑖𝑖𝑖𝑖 component. It
also is similar to offset mismatch in that the multiplexed output cycles through each channel’s

mismatch. The output spectrum experiences spurs at 𝑘𝑘𝑓𝑓𝑠𝑠 /𝑁𝑁 ± 𝑓𝑓𝑖𝑖𝑖𝑖 from gain mismatch [15]. It is
detected off-chip by taking the RMS value of each channel output and multiplying the output to
match the RMS value of the chosen reference channel. While offset and gain mismatch can be
corrected digitally, the input range of the interleaved ADC is still reduced. The analog offset is
still present, and the minimum and maximum offsets limit the maximum input signal that can be
correctly sampled by all channels.
The final type is timing mismatch. These are generated from differences in the clock
generation circuit and clock routing traces. Care was taken to minimize these errors through
careful layout, but fabrication nonidealities will still be present. In the presence of timing
mismatch, the ADC samples will experience a shift from their ideal sampling moment. These
are most noticeable when the absolute value of the slope of the input is highest since a small ∆𝑡𝑡
results in the largest ∆𝑉𝑉, therefore the spurs associated with timing mismatch have a 𝑓𝑓𝑖𝑖𝑖𝑖

component. Again, like both gain and offset, the output multiplexor will cycle through different
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timing errors. With both of these combined, the spectrum will see spurs located at 𝑘𝑘𝑓𝑓𝑠𝑠 /𝑁𝑁 ± 𝑓𝑓𝑖𝑖𝑖𝑖 ,

similar to that of gain mismatch [15].

Timing mismatch detection is significantly more involved than gain or offset. A number
of algorithms exist, but this work bases the algorithm on a statistical approach using
autocorrelation described in [14]. Since the sub-ADC outputs are serialized, samples that are
adjacent in time will come from separate channels. Using this multiplexed output, the algorithm
takes three adjacent samples, called 𝑥𝑥[𝑛𝑛], 𝑥𝑥[𝑛𝑛 − 1], and 𝑥𝑥[𝑛𝑛 + 1], from three channels, 𝑛𝑛, 𝑛𝑛 − 1,
and 𝑛𝑛 + 1. The difference coefficient for channel 𝑛𝑛, 𝐷𝐷∆𝑡𝑡𝑡𝑡 , is calculated as follows
𝐷𝐷∆𝑡𝑡𝑡𝑡 = 𝑎𝑎𝑎𝑎𝑎𝑎(|𝑥𝑥[𝑛𝑛 − 1] − 𝑥𝑥[𝑛𝑛]|) − 𝑎𝑎𝑎𝑎𝑔𝑔(|𝑥𝑥[𝑛𝑛] − 𝑥𝑥[𝑛𝑛 + 1]|).

(2.15)

This difference coefficient approaches zero if no timing mismatch is present. However,

if ∆𝑇𝑇 is nonzero, the sign of 𝐷𝐷∆𝑡𝑡𝑡𝑡 will indicate if 𝑥𝑥[𝑛𝑛] is early or late. To calibrate each channel,

first one is chosen to act as a reference for the other channels. For all other channels besides the

reference, a difference coefficient, 𝐷𝐷∆𝑡𝑡𝑡𝑡 , is calculated for the 𝑚𝑚th channel. For this design, eight
channels are used so it is known that every eighth output of the multiplexed data is associated

with a single channel. This allows the algorithm to target each channel separately and correctly
calculate 𝐷𝐷∆𝑡𝑡 for that channel. A feedback loop is created that monitors the calculated

coefficients and adjusts the on-chip variable delay lines driving each channel’s clock

accordingly. After some time, all 𝐷𝐷∆𝑡𝑡 coefficients converge to zero, meaning timing mismatch

calibration is complete. The results of these calibration techniques will be shown in section 4.2.
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3

CIRCUIT IMPLEMENTATION

Overview
This chapter details all the individual SAR ADC blocks used in this design. The major
design considerations of speed and efficiency will be elaborated for each block. The full ADC
architecture is shown in Figure 3-1. The clock generation circuit creates clocks for each channel
and triggers the sampling switch to sample the data on the capacitive DAC. The comparator
performs comparisons on the DAC voltages as they converge to 0. The decisions are stored and

Figure 3-1: Full interleaved ADC architecture
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multiplexed to full 10 GHz rate and then downsampled to facilitate driving pins to go off-chip.
The data are processed and reconstructed off-chip where calibration is then performed.

Clock Generation
The sampling clocks are produced in the clock generation circuit, shown in Figure 3-2
along with a timing diagram. The sampling clocks control when each channel should sample the
input voltage and then start conversion. It is important for the critical edges of all the clocks to
be at their ideal points. As discussed in section 2.5.7, mismatch here can degrade the SFDR of
the converter. The design of the circuits and their physical layout were carefully constructed to
minimize these errors. The eight clocks generated here are then sent to each of the eight
channels. The clock and input traces were laid out in an H-tree like structure. Figure 3-3 shows

Figure 3-2: Clock generation circuit and timing diagram
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the layout of these trees. Only the metal layers of interest are shown in the figure. Dummy
metal generation must also be considered for these long traces since it does not place polygons
equidistant to traces or on the border of dummy block layers but lays them out in diagonals. This
would cause uneven coupling to the clock and input traces, so it was necessary for the dummies
close to the clock and input distribution trees to be manually placed.

Figure 3-3: Input (green and tan) and clock (gray) routing trees
The clock generator takes a 10 GHz sinusoidal clock as an input and converts it to a
square wave using a string of inverters. This is then fed into a divide-by-2 which then drives a
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divide-by-4 circuit for a total division of 8. The resulting outputs are 8 1.25 GHz signals with
phase shifts from 0° to 315° in 45° increments. By ANDing two adjacent phases together, a 1.25
GHz signal with a 12.5% duty cycle is generated. Doing so for all combinations of adjacent
phases creates the 8 clock signals needed to drive the sampling switches. Since the input tree
drives all eight channels directly, it is imperative that only one channel is sampling at a time.
The most important time of sampling is the end, so if another channel started sampling during
the end of another’s, the first would experience some kickback from the other and the sampled
voltages would no longer be reliable. Therefore, the clock duty cycle was slightly reduced so
that all clocks were nonoverlapping. The clocks in this state still will not suffice. The divider
circuits are extremely noisy and contributes to a high amount of phase noise, or clock jitter. To
help combat this, the divider outputs are retimed. Retiming adjusts the transitions of a signal to
follow less noisy clock instead of the input itself. This is done by using a latch that takes the
divider output, node 𝑋𝑋, as input and is clocked by the original 10 GHz clock, node 𝑌𝑌. The

divider output will have completely settled by the time the clock arrives; therefore, the jitter
comes solely from the first few inverters and ignores any noise from the dividers completely.
This retiming is shown in the timing diagram in Figure 3-2.
Following retiming, a variable delay line is implemented to tune the critical edge of each
clock signal. This is realized by a pair of current starved inverters, also shown in Figure 3-2.
Two resistive DACs control the gate voltages of the intermediate NMOS transistors. By
changing the gate voltage, the effective resistance of the pull-down network changes and
therefore the delay of the gate. The extra NMOS tied to 𝑉𝑉𝐷𝐷𝐷𝐷 serves to linearize the resistance as

the gate voltage is swept on the other device. The resistive DACs are controlled by the
calibration algorithm as explained earlier to drive the timing errors to zero.
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From section 2.4, the phase noise is dependent on the input frequency. The specifications
for input bandwidth for this design is 5 GHz. Examining Equation (2.5), it becomes apparent
that the phase noise requirements are very stringent. A noise budget was calculated and the
minimum SNDR allowed was determined to be 48 dB. For a maximum of 2-dB reduction in
SNDR, 𝑆𝑆𝑆𝑆𝑆𝑆𝑅𝑅𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗 must be at least 53 dB. Solving for 𝑡𝑡𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗𝑗 , the maximum value for jitter is
approximately 71 fs. Simulations of the individual clock paths give a jitter of 71.5 fs, only
slightly more than the desired values.

Sample and Hold
Sampling is performed by a pair of differential bootstrapped switches. The purpose of
the bootstrapping circuit is to apply a constant 𝑉𝑉𝐺𝐺𝐺𝐺 to the gate of the sampling NMOS switches,
independent of the input voltage. This provides greatly increased linearity since the on

resistance is held constant across all inputs. Ideally, the 𝑉𝑉𝐺𝐺𝐺𝐺 of the switch should be 𝑉𝑉𝐷𝐷𝐷𝐷 , but due
to charge sharing with the parasitic capacitance on node 𝐺𝐺, this value is closer to 0.9 ∗ 𝑉𝑉𝐷𝐷𝐷𝐷 . This

is something to keep in mind when sizing the switch. Luckily, the only requirement placed on

the NMOS switch is that the RC time constant it creates with the sampling capacitance must be
many times smaller than the smallest input period. If too large, sampled voltage will lag too far
behind and be incorrect. However, the larger the transistor, the larger the gate capacitance which
affects the gate voltage from charge sharing.
The bootstrapped switch presented is highly optimized in order to provide the needed
sampling linearity for the ADC across the entire input frequency range. Figure 3-4 shows an
ideal bootstrapping circuit connected to the switch. First, the switch is sized to give maximum
sampled SDR. Next, the bootstrapping capacitor is sized. This capacitor needs to be large
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Figure 3-4: Ideal bootstrapping circuit
enough to reduce the effect of charge sharing, but small enough to be reset during the reset time.
Next, ideal switches 𝑆𝑆1 and 𝑆𝑆2 are replaced by transistors. These two are the most important

transistors in the circuit. The input passes through them to the gate of the switch and must have
good linearity to minimize distortion. When sampling is finished, it is crucial that the gate
voltage be brought to ground as quickly as possible to have well-defined sampling behavior. The
pull-down switch 𝑆𝑆3 is then sized accordingly. The reset switches 𝑆𝑆4 and 𝑆𝑆5 are then sized to
minimize loading on the critical path. The reset period is much longer than sampling, so the

requirements on these are quite lenient. Next, the clock control and turn-on logic are added. The
only consideration here is to ensure that the signal that controls gate reset arrives first. Finally,
the auxiliary path of the dual-path topology described in section 2.5.4 is implemented. At each
step, the SFDR of the sampled data is simulated to ensure minimal degradation as non-ideal
elements are added. After the design was finished, Figure 3-6 shows the frequency spectrum for
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an input of 4.93 GHz, sampled at 1.25 GHz. The simulated SDR is 74.9 dB with an SFDR of
75.7 dB, a sufficiently high linearity for the 8-bit ADC.

Figure 3-6: Dual-path bootstrapped switch circuit

Figure 3-5: Simulated bootstrapped switch frequency response
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Capacitive DAC
The DACs in this design are created using an array of finger capacitors. The array is laid
out symmetrically with each bit’s capacitors grouped together. A total of eight capacitors are
laid out in the array. The sizes of the capacitors, 𝐶𝐶1−8, in terms of the unit cap, are shown in
Figure 3-7. The weights of each bit and the amount of redundancy available at each bit’s

decision are given in Table 2-1. Recall that due to the monotonic capacitor switching method,

Figure 3-7: Capacitive DAC array with drivers
one capacitor is eliminated even though nine decisions are required. The LSB capacitor is
implemented using a half finger capacitor with most the remaining unit capacitors are full
fingered. Using half fingers also enables the DAC to be nearly half the size. These two finger
types can be seen in the full DAC layout in Figure 3-8. At the ends of the DAC, dummy unit
capacitors are placed to help match the end fingers. Likewise, using half fingers breaks up the
DAC of full fingers and can cause mismatch, so in order to minimize this all half fingers have
dummy capacitors tied to ground next to them.
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Figure 3-8: DAC layout
Comparator and Asynchronous Loop
The comparator is one of the basic building blocks of the SAR ADC. It has a strong
effect on the performance and efficiency of the ADC. The comparator used for this design is the
StrongARM comparator and is classified as a regenerative comparator [24]. The comparator
schematic is shown in Figure 3-9. It consists of an input NMOS pair and a pair of cross-coupled
inverters. This comparator was chosen for its high efficiency and speed. It consumes no static
power and the dynamic power is set by the parasitic capacitance of the intermediate nodes. For
this SAR ADC, the main approach for comparator design was obtaining the 1.25 GHz singlechannel speed. The comparator needs to clock and reset nine times in 700 ps. In other words, it
must operate at 10.3 GHz during conversion. This places very stringent timing requirements on
resolution speed, reset, and the asynchronous comparator clocking loop. Traditionally, a
comparator will be designed to the point where it meets the noise requirements of the ADC. This
generally entails increasing the size of the input pair of MOS transistors. For an 8-bit SAR ADC
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Figure 3-9: StrongARM comparator
with a 1-V input swing, the rms comparator noise should be less than 0.5 𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 , which would be
about 1 mV. Since speed is such a huge concern, the input pair is quite large, therefore the
comparator became overdesigned from a noise performance point of view as a result. The
comparator is designed to the point where the slowdown from parasitic capacitance from layout
exceeds any increase in transistor size. In addition, no analog calibration circuitry was added to
the comparator for this same reason. For example, the parasitic capacitances from a bank of
switches on an intermediate node to calibrate offset would’ve slowed down the comparator too
much. Instead, comparator offset is calibrated in the digital domain as part of the inter-channel
offset calibration as explained earlier. Simply put, the comparator is nearly as fast as it can
possibly be in the 28-nm process.
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Another design consideration is comparator offset. Inter-channel offset mismatch creates
distortion in the reconstructed output and reduces dynamic range of the ADC. In addition,
varying common-mode voltages produce dynamic offset values for the comparator in each
channel. This can lead to incorrect comparator decisions if the differential input is smaller than
and has the same polarity as the change in offset. This is most prominent during large commonmode voltage swings like with the MSB transition, for example. However, as mentioned in
2.5.2, the DAC contains redundancy that can tolerate these types of dynamic errors. As long as
the change in offset is within the redundancy range of that bit, the ADC will still be able to
resolve to a valid output. The offset for the comparator was measured using Monte Carlo
simulations and is shown in Figure 3-10 across the simulated common-mode range of the ADC.

Figure 3-10: Comparator offset versus common-mode voltage
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The StrongARM comparator has three distinct operating phases. First, during the reset
phase before the clock switches high, 𝑀𝑀7−10 pull all intermediate nodes to 𝑉𝑉𝐷𝐷𝐷𝐷 to reset the

comparator and 𝑀𝑀11 prevents the current from flowing to ground. The reset transistors are sized

in order to bring all intermediate nodes as close to 𝑉𝑉𝐷𝐷𝐷𝐷 as possible to avoid memory effects from

the previous decision. This is also called comparator hysteresis and can cause the comparator to
prefer the previous decision if the differential input amplitude is small in the next cycle. Next,
when clock transitions high, the reset transistors turn off and the tail transistor turns on, opening
a path to ground. This marks the beginning of the amplification phase because the input pair

moves into saturation and the differential signal begins to be amplified. The charge stored on the
parasitic capacitances of the drains of the input transistors and the output nodes are then
discharged at different rates depending on the input voltage difference. Once one of the outputs
reaches one threshold below 𝑉𝑉𝐷𝐷𝐷𝐷 , the regenerative phase begins as the opposing PMOS

transistor, 𝑀𝑀5/6 , turns on, pulling the other output back up to 𝑉𝑉𝐷𝐷𝐷𝐷 . This reinforces the first

output to pull down faster since 𝑀𝑀3/4 now has a higher gate voltage. After a short time, the
comparator completes regeneration with the outputs having opposite polarities.

The asynchronous comparator loop (see Figure 3-11) is designed to have the fewest
number of gates possible to maximize the clocking speed of the comparator. Gate 𝐺𝐺1 serves as
the starting point for the loop. During sampling, 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 is high which means 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 will be

low, turning off 𝐺𝐺1. As soon as sampling is finished, 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 toggles and conversion begins.

The first bit decision occurs as 𝐶𝐶𝐶𝐶 transitions high. The comparator will resolve and 𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶 or
𝐶𝐶𝐶𝐶𝐶𝐶𝐶𝐶 will be pulled high. As one transitions, the detection gate, a NOR in this case, toggles.

𝑅𝑅𝑅𝑅𝑅𝑅𝑅𝑅 switches low which will drive 𝐶𝐶𝐶𝐶 low as well. At this point, the comparator and all loop
signals will reset, completing the first conversion. Once reset, 𝐶𝐶𝐶𝐶 will begin again, continuing
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the loop. This is repeated nine times. After the ninth conversion, the SAR logic will send an
𝐴𝐴𝐴𝐴𝐴𝐴_𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 signal which will prompt the loop to stop and reset. The comparator loop will then
wait for 𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 to reset 𝐴𝐴𝐴𝐴𝐴𝐴_𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 and toggle back to start the conversion on the next sample.

Figure 3-11: Asynchronous comparator loop and timing diagram

A more robust solution for the NOR detection gate is an XOR gate. It is better suited to
detect the comparator going metastable since it won’t accept two low signals and will better
prevent the comparator from resetting before a decision is made. The downside is that an XOR
is a bigger and slower gate. In addition, if the comparator is metastable, the differential input
voltages will be much smaller than 𝑉𝑉𝐿𝐿𝐿𝐿𝐿𝐿 , therefore, either decision can be chosen, and the correct
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digital code can still be reached if the loop continues. Thus, a NOR gate is acceptable when used
in conjunction with an SR latch that will be discussed shortly.
Ideally, the regenerative period of the comparator is very short, but in extreme cases
when the differential input voltage is near zero, the comparator can enter a metastable state.
When this happens, the current through either leg is nearly equal. The output voltages discharge
equally as well and both PMOS devices turn on together. This creates an unstable equilibrium
where the pull-up strength of 𝑀𝑀5/6 is equal to the strength of the pull-down networks. The

resulting output voltages are such that the pull up current from the PMOS transistors is equal to
the current from the pull-down network and is a function of transistor sizing. This is problematic
because the output voltage is low enough for any subsequent digital gates to switch. Therefore,
the detection circuitry will determine a decision has been made and signal to the comparator to
reset, sometimes before it has resolved. Additionally, since the comparator outputs drive the
DAC registers, both registers will switch and the corresponding capacitor in both DACs will
switch, causing a glitch in the output. In order to help combat this issue, an SR latch is added
between the comparator outputs and the DAC registers, shown in Figure 3-12. This serves as a
secondary gain stage. In theory, the SR latch can itself go metastable, however, this probability
is reduced due to the inputs having already experienced some gain from the comparator. Indeed,

Figure 3-12: SR latch
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simulations after adding the latch shows that the frequency of errors due to a metastable state
were significantly reduced.

Dynamic DAC Registers and Drivers
The DAC registers store the bit decisions from the comparator and are used to control the
bottom-plates of the bit capacitors. The dynamic register is shown in Figure 3-13. During
sampling, all DAC registers are reset. The reset turns on 𝑀𝑀1 and precharges the node 𝑋𝑋 to 𝑉𝑉𝐷𝐷𝐷𝐷 .
For the register to switch, both the 𝐸𝐸𝐸𝐸 and 𝐷𝐷𝐷𝐷𝐷𝐷 signals must be high. The enable signals are

generated by the digital SAR logic and there exists an enable signal for each register. For any
bit, 𝐸𝐸𝐸𝐸 will arrive before the comparator performs a conversion. 𝑀𝑀3 will be fully on already,
allowing for quick latching of data if 𝐷𝐷𝐷𝐷𝐷𝐷 transitions high. Once node 𝑋𝑋 is pulled low, the

cross-coupled inverters holds the data after 𝐸𝐸𝐸𝐸 goes low and no path to ground exists for node 𝑋𝑋
any longer.

Figure 3-13: Dynamic DAC register
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The data is then sent to the bit capacitors through the DAC drivers. These are simply
inverters. Recall that the capacitor switching method only requires the bottom-plates to either be
𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 or 𝑉𝑉𝐺𝐺𝐺𝐺𝐺𝐺 , therefore inverters are all that is needed for these drivers. To maximize the DAC
settling speed, maximum overdrive of the gates should be used. The value of 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 is often

determined by the input range of the ADC, but by adding extra capacitance to the top plate of the
DAC, the voltage change on the DAC can be attenuated. This allows for the DAC drivers to
increase their supply voltage. In this work, 𝑉𝑉𝑅𝑅𝑅𝑅𝑅𝑅 is tied to 𝑉𝑉𝐷𝐷𝐷𝐷 . This greatly simplifies supply
routing and maximizes the driver overdrive voltage, but the DAC now is affected by supply

noise or kickback from other circuits on 𝑉𝑉𝐷𝐷𝐷𝐷 . In order to achieve the opposite polarity for the

MSB capacitor, the MSB driver chain contains one more inverter. This is advantageous since
the MSB capacitor is the largest and the extra inverter allows the drivers to scale evenly. The
LSB decision is not stored in a DAC register, since there is no capacitor associated with that bit,
to slightly improve speed. After the LSB decision is made, sample conversion is complete, and
the data must be latched into a set of intermediate registers. The final enable signal from the
SAR logic is used to clock these intermediate registers instead of a DAC register.

Digital SAR Logic
The SAR logic for the ADC is responsible for controlling the DAC registers and
determining which one to enable at what point during the conversion process. This is performed
by a “walking–one” shift register shown in Figure 3-14. The shift register is made up of latches
that are clocked and reset to initialize a ‘1’ for 𝐸𝐸𝐸𝐸[8] and the remainder to ‘0’. Once 𝑅𝑅𝑅𝑅𝑅𝑅

arrives from the comparator loop, the latches are clocked and the ‘1’ “walks” to 𝐸𝐸𝐸𝐸[7] while

𝐸𝐸𝐸𝐸[8] is reset to ‘0’. This continues until the ‘1’ arrives to 𝐸𝐸𝐸𝐸[0] which signals the comparator
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Figure 3-14: Walking '1' shift register and latches
loop to stop. This will prevent 𝑅𝑅𝑅𝑅𝑅𝑅 from toggling anymore and the walking ‘1’ will remain
until reset. In summary, the goal is to generate nine enable pulses that transition after the

comparator decision signals have reset, but before the next conversion has completed. The
timing diagram in Figure 3-15 shows the desired output response. The end of the chain of
latches generates the clock signal for the intermediate registers and the signal to stop the
comparator loop. These are important to get valid data from the ADC before all signals are reset
and to prevent the comparator loop from continuing to cycle when no work is being performed.

Output Logic
As mentioned before, a bank of intermediate registers stores the bit decisions from the
comparator. These are clocked using the final signals from the SAR logic. The arrival of the
data to the registers and the clock was carefully designed in order to ensure that the latched data
was guaranteed to be valid. Following the intermediate registers, a bank of output registers with
large output drivers latches the data using the falling edge of the sampling clock. The output of
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Figure 3-15: Digital SAR logic timing diagram
these registers from all eight channels must now be combined. This is performed by an output
multiplexer.

3.8.1

Output Multiplexer
The purpose of the output multiplexer is to combine the nine bits of data from each of the

eight 1.25-GHz buses from each channel into a single 10 GHz bus. This involves serializing
each bit using an 8:1 mux comprised of high-speed 2:1 muxes described in [16]. Figure 3-16
illustrates both the (a) 8:1 multiplexer and a detailed view of the 2:1 mux used. The final mux in
the 2:1 mux is simply a pair of transmission gates in parallel. Each level of muxes are clocked at
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double the speed of the previous, with the final being clocked at 5 GHz and the first clocks at
1.25 GHz. Figure 3-16 shows the timing diagram for one of the 2:1 muxes.

Figure 3-16: Output 8:1 multiplexer and 2:1 multiplexer and timing diagram

3.8.2

Clock Downsampler
In order to drive package pins and off-chip measurement instruments, the data rate must

be reduced. The output drivers must be strong enough to drive capacitance from the on-chip pad,
PCB traces, and wires to the logic analyzer used for data acquisition. This generally limits the
output data rate to less than 10 MHz. Therefore, the 10 GS/s on-chip busses are downsampled
by a factor of 2187, meaning every 2187th sample is driven off-chip to the logic analyzer while
the others are unused. This brings the output data rate to about 4.57 MS/s. The downsampling is
performed by chaining seven divide-by-3 blocks, which results in 37 = 2187. Programmability
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is built into the downsampler to skip downsampling and to change which edge of the clock is
used to switch the logic. Figure 3-17 shows the schematic of the downsampler.

Figure 3-17: Downsampler schematic
Calibration Circuitry
The on-chip calibration circuitry allows for the elimination of timing mismatch through
the use of a pair of current-starved inverters controller by a pair of programmable resistive
DACs. The clock generation circuitry described in section 3.4 briefly covered the currentstarved inverters used for creating the channel clocks. The transition speed of the falling edge of
these gates can be adjusted by modifying the gate voltage of the extra NMOS transistor.
Changing the gate voltage changes the on-resistance of the transistor which, in turn, changes the
delay of the network. This allows control of the critical edge. The gate voltages of the inverters
are controlled by a pair of DACs made from a string of resistors that acts as a voltage divider. A
2-bit coarse and a 5-bit fine DAC are used to control the gate voltages. The resolution was
determined to be fine enough to meet the timing mismatch requirement. The range is set to cover
the expected maximum timing error. For a given step size, ∆𝑡𝑡, the SNDR is limited to
1

𝑆𝑆𝑆𝑆𝑆𝑆𝑆𝑆 = 10 ∗ log10 �𝜋𝜋2 ∆𝑡𝑡 2 𝑓𝑓2 �.
𝑖𝑖𝑖𝑖

59

(3.1)

The desired impact on the overall performance of the ADC due to ∆𝑡𝑡 was to be kept

under 0.5 dB. Therefore, a ∆𝑡𝑡 of 30 fs was chosen. Including quantization noise, the total
SNDR is then given by
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Figure 3-18 shows the performance impact with values of ∆𝑡𝑡 up to 200 fs. For 7 bits of

control and a step size of 30 fs, the total range can be as large as 3.8 ps. Overlapping ranges

Figure 3-18: Effect of delay line resolution on ADC performance

between the coarse and fine DACs was added to compensate for resistor mismatch during
fabrication. Therefore, a delay range of 2.8 ps for the critical edge of the sampling clock of each
channel was determined to be sufficient for timing calibration. The total range is illustrated in
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Figure 3-19. The jumps in the waveform illustrate the redundancy built into the DAC. There are
multiple codes that can map to the same amount of delay.

Figure 3-19: Channel clock delay vs the calibration DAC codes
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4

MEASUREMENT RESULTS

The proposed design was fabricated using TSMC’s standard 28-nm CMOS process as a
proof of concept for the new high-speed, low-power techniques described. Figure 4-1 shows a

Figure 4-1: Micrograph of the SAR ADC
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micrograph picture of the finished design. The active ADC area is outlined. The periphery
circuitry consists of decoupling capacitors and pads.

Test Setup
Figure 4-2 details the block diagram of the test setup used to test this SAR ADC. The
ADC and custom printed circuit board, PCB, were fabricated and assembled in Taiwan and
shipped to the lab. This was required since the university lacks the equipment to wire bond to
pads with ~60 µm pitch. Figure 4-3 shows the wirebonded chip. The chip was powered by an
external power supply. As mentioned before, clock jitter is a concern for the sampling clocks.

Figure 4-2: Block diagram of test setup
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This applies to the RF generator as well and must therefore have very low phase noise at an
output frequency of 10 GHz. Based on the RF generator’s datasheet, a clock jitter of 65.6 fs was
calculated, meeting the requirement of 71 fs. These RF generators were used for the sampling
clock and the input voltages. The inputs are passed through a low-pass filter to attenuate
harmonics and then a splitter generated the needed differential signal. Matching SMA cables
were used to connect the splitter to the PCB. The raw downsampled ADC data was pushed offchip to a logic analyzer where it was sampled and stored. The logic analyzer was connected to a
computer with Matlab to perform post processing and calibration. The computer was able to
program the ADC as needed by using a Digilent block and on-chip registers.
The custom PCB served the purpose of providing a pinout for the chip. The PCB layout
is shown in Figure 4.4. All equipment was connected to the PCB and was routed to the ADC.

Figure 4-3: PCB front and back layouts
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For the differential input signals, matching traces were used to eliminate any 2nd-order
harmonics. The SMA for the sampling clock was placed as close to the chip as possible to
minimize loss and coupling from other signals. Power supplies and output data was connected to
the PCB via header pins. Figure 4-5 shows the PCB with all connecting wires and cables.

Figure 4-4: Testbench with chip connect to PC
Calibration Results
This section reports on the results of using the calibration techniques described in section
2.5.7. Four spectra are included, Figures 4-6 to 4-9, that show the calibration process one step at
a time. They are no calibration, offset calibration only, offset and gain calibration only, and
offset, gain, and timing calibration. Observe that the tones present in the output match the
described positions from section 2.5.7. Offset mismatch creates spurs at 𝑘𝑘 ∗ 𝑓𝑓𝑠𝑠 /𝑁𝑁 and these can

readily be seen to be removed. For both timing and gain mismatch, spurs are located at 𝑓𝑓𝑖𝑖𝑖𝑖 ± 𝑘𝑘 ∗
𝑓𝑓𝑠𝑠 /𝑁𝑁 and can be seen to be attenuated twice, once for each calibration step.
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Figure 4-5: Spectrum with no calibration

Figure 4-6: Spectrum with offset calibration only
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Figure 4-7: Spectrum with offset and gain calibration

Figure 4-8: Spectrum with offset, gain, and timing calibration
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Performance and Comparison
The performance of the SAR ADC will now be described and compared against state-ofthe-art. To test the ADC, the sampling frequency was set to 10 GHz and a sinusoid was applied
to the input with the frequency swept from near DC to near Nyquist. Total power consumption
for the ADC was 21 mW with a supply voltage of 1 V. The comparators contribute 2.7 mW, the
DAC and drivers 0.7 mW, SAR logic 15.5 mW and the clock generator 1.5 mW according to
simulations. Figure 4-11 illustrates the power breakdown. Figure 4-10 shows the INL and DNL
of the measured data from the ADC. As suggested in section 2.5.1, the DAC shows good
capacitor matching across multiple chips without any capacitor mismatch calibration and the
DNL and INL are kept nearly within ±0.5 LSB. Figures 4-11 and 4-12 show the dynamic
response of the ADC with input frequency at near DC and near Nyquist, respectively. This
design achieves an SNDR of 43 dB at near DC and 36.9 dB at near Nyquist. Figure 4-13 plots
the SNDR and SFDR versus the input frequency. The figure-of-merit of the ADC is calculated
to be 37 fJ/conv.-step. Table 4-1 compares these results with other ADCs of similar resolutions
and sampling frequencies. The ADC achieves the lowest power consumption, the highest SFDR,
the highest SNDR and the best figure-of-merit in its class by a factor of more than two. In
addition, the performance of a single channel of the interleaved design was measured. Figures 414 and 4-15 shown the output spectrum of the single channel with inputs near single channel and
interleaved Nyquist frequencies, respectively. Single channel performance is nearly identical to
that of interleaved performance at the similar frequencies, 42.7 dB and 37.0 dB at 700 MHz and
4.7 GHz, respectively. Table 4-2 compares results with other single channel ADCs of
comparable speed and resolutions. Like the interleaved design, the single channel proves to have
the best figure-of-merit than all other designs by a factor of nearly two.
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Figure 4-9: DNL and INL of the ADC
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Figure 4-10: Power consumption breakdown
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Figure 4-11: ADC spectrum with input frequency near DC

Figure 4-12: ADC spectrum with input frequency near Nyquist
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Figure 4-13: SNDR and SFDR of measured ADC data with a swept input frequency

Table 4-1: Comparison of measured results for interleaved ADC
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Figure 4-14: Single channel ADC spectrum with input near Nyquist

Figure 4-15: Single channel ADC spectrum with input near 5 GHz
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Table 4-2: Comparison of measured results for singled channel ADC

Interleaved

Single Channel

Figure 4-16: ADC performance survey from ISSCC and VLSI with this work included [53]
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5

CONCLUSION

Dissertation Contributions
The following details the contributions made by this dissertation:
•

Designed, laid out, and fabricated an 8-bit, 10 GS/s, 8x time-interleaved SAR ADC in
TSMC’s standard 28-nm process to achieve the best figure-of-merit of any published
ADCs within its speed and resolution class. The ADC demonstrates the lowest power
consumption, the highest SFDR, and the highest SNDR within its class; its figure-ofmerit is more than 2× better than the next best design.

•

A dual-path bootstrapped switch was presented that further enhanced the linearity of
the sampling switch by decoupling the nonlinear Nwell capacitance from the critical
signal path and driving it separately.

•

A novel capacitive DAC design that was aggressively scaled down to 32 fF using
constant-matching scaling reduces the unit capacitance while maintaining good
matching. Good matching was shown in theory and was corroborated by silicon
measurement results.

•

A layout technique to reduce the DAC bottom-plate parasitic capacitance to boost
speed and reduce power using a symmetrically grouped unit finger capacitor
structure.
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•

A capacitor sizing scheme to provide redundancy in the presence of incomplete DAC
settling and dynamic comparator offset. Monte Carlo simulations have shown that
the proposed DAC sizing increases performance by approximately 2-dB against a
constant-radix designs.

•

The fabricated chip was successfully tested, and the ADC performance metrics were
gathered and compared against related works.

Summary

In conclusion, this paper describes high-speed and low-power techniques for SAR ADCs
and demonstrates them in an 8-bit 10-GHz SAR ADC. An aggressively scaled down DAC with
minimized bottom plate capacitance in conjunction with a highly optimized asynchronous
comparator loop enables a single-channel speed of 1.25 GHz while still being robust in the
presence of dynamic errors. Time-interleaving pushes the sampling rate up 10 GS/s. A dualpath bootstrapped switch maximizes sampling linearity by decoupling the nonlinear Nwell
capacitance from the main signal path. Utilizing these techniques, the ADC was able to achieve
36.9-dB SNDR and 59-dB SFDR while consuming 21 mW. Linearity and matching of the DAC
is proven to be good by analyzing the INL and DNL of the output. Finally, a figure-of-merit of
37 fJ/conv.-step is the best among reported ADCs of similar resolutions and speeds.
Chapter 1 discussed the motivation of high-efficient ADCs as part of future wireless
communication circuits. These circuits are becoming more and more ubiquitous and the demand
for lower power solutions continues to increase. Numerous reported solutions are analyzed and
used to prove feasibility of the proposed design.
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Chapter 2 outlines the basic operation of the SAR ADC including the basic building
blocks. This architecture excels in the medium-resolution space while delivering extremely high
efficiency. The performance metrics and sources of noise and errors are described. The
proposed design choices to maximize speed while minimizing power are discussed in detail.
These include a small DAC with low bottom-plate capacitance and built in redundancy, a dualpath bootstrapped switch, optimized asynchronous comparator loop, time-interleaving and
calibration.
Chapter 3 elaborates on each individual block of the ADC.
Chapter 4 provides the results of the measurements of silicon, both interleaved and single
channel. The DNL and INL are given along with the dynamic response of the ADC.
Measurement results agreed with the proposed design techniques to maximize speed and
minimize power to achieve best in class figure-of-merit.

Future Work
•

Integrate ADC into a full wireless transceiver chip. This has partially been completed
already. A front-end amplifier with digital memory on the back end has been added
to the ADC. More work is required before full integration.

•

The large degradation in performance at near Nyquist input frequencies could be
investigated further. It is likely it is due to supply noise coupling from the digital
circuits to the clock generator.

•

Reduce the digital power consumption. The shift register is one area of possible
optimizations. The clock drivers for the latches drive a large amount of gate width
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and routing. The feedback inverters of the shift register could be removed to prevent
shorts between supplies.
•

The DAC design could be more thoroughly investigated, including process limits on
the number of bits, split capacitor designs and measurements on gradient effects.

Design Work
This work is the culmination of my undergraduate and graduate studies and research.
This may not be apparent by the simplicity of a lot of the design, but a considerable effort and
time was put into the work. In addition, a great amount of risk was taken. Up until this point,
we had only worked on circuits using ON Semiconductor’s 180 nm process and tackling a new
process nobody in the lab had used before was a daunting task. Apart from learning the 28 nm
process’ capabilities, we had to undertake numerous updates and setting the technology
parameters. We luckily had a huge amount of support from NCTU to help navigate the sea of
settings and files that are needed for the 28 nm process.
At the beginning, we were unsure on a number of topics regarding the speed budget we
were developing to reach 10 GHz sampling speed. Early in the design phase, we had the
assumption that the transition from schematic to layout speed degradations would be relatively
similar to that of the 180 nm process: approximately 15%. With that in mind, most singlechannel schematic design choices, most notably in the comparator loop, were made with about
15-20% margin. When it came time for initial extracted layout simulations, we were unprepared
for the speed degradation in 28 nm: 30-40%. The design at this point was approximately 175ps
too slow. This required us to revisit nearly all sub blocks to optimize for speed and trim any
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excess logic. The main two circuits to receive major revisions were the clock generation and the
asynchronous comparator loop.
The comparator loop was a difficult problem to solve since the comparator needs time to
resolve and reset within the time the digital logic loops. First, the logic loop was minimized to a
mere 4 gates (comp->inverter->NOR->NAND->inverter->comp). This is the absolute minimum
number of gates possible to achieve the desired operation. The final portion of this sub-block
design was optimizing the comparator transistor sizes and layout configuration to meet the speed
requirements for 1.25 GHz operation. This involved bouncing back and between layout and
extracted simulations to tweak it to give the best speed performance possible. The comparator
and asynchronous loop went through 3 major layout placements. The 28nm process requires all
polysilicon to be placed in the same orientation, so transistor placement was difficult. So, each
of the placement schemes were done in hopes to reduce parasitic capacitance while keeping as
much s
The clock generator was changed to give more time to conversion and less to sampling.
The original plan was to give 200 ps to sampling with a clock duty cycle of 25% for each
channel. Because we needed more time for conversion, 100 ps was taken from sampling,
reducing sampling period to 100 ps. This gives rise to the need for the sampling switch
improvement described in section 2.5.4. After the conventional bootstrapped switch design
didn’t meet the needed SFDR requirements for sampling, a new design was needed to boost it
and we were unsure if it was achievable. The dual-path topology, however, was the solution to
this problem. Like the comparator and asynchronous loop, the bootstrap circuit layout required a
number of layout iterations to minimize clock feedthrough and input feedthrough without
incurring too much penalty arising from parasitic capacitance.
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In addition to these circuits, the timing of the walking one shift register of the SAR logic
requires an extracted view. The initial schematic logic timing could not be realized in layout and
therefore required a rework to ensure the EN signals were present at the correct registers at the
correct time. And finally, the timing for the output of each channel to the input of the
multiplexer was problematic due to the length of the traces. The 1.25 GHz clock in the
multiplexer must fall in between the transitions of the last and first channel while meeting timing
requirements of the flip flops. First silicon pass of the interleaved channel failed in this regard.
The 1.25 GHz clock received an option to shift the edge by 50 ps which solved this issue.
A great amount of risk was taken when taping out the first interleaved ADC version. The
first silicon pass contained only the single channel. We were told that many density rules could
be ignored for this first tapeout. When the silicon arrived, the circuit didn’t work. This was the
case for everybody that taped out on that run. Since we didn’t want to delay the design by a year
or so, we pressed on with the inter-channel design without having any single channel data. Great
care was taken in the design to minimize the likelihood of chip failure, but the risk was still high.
This paid off when the interleaved design worked, saving a huge amount of time.
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